<span id="fpn9h"><noframes id="fpn9h"><span id="fpn9h"></span>
<span id="fpn9h"><noframes id="fpn9h">
<th id="fpn9h"></th>
<strike id="fpn9h"><noframes id="fpn9h"><strike id="fpn9h"></strike>
<th id="fpn9h"><noframes id="fpn9h">
<span id="fpn9h"><video id="fpn9h"></video></span>
<ruby id="fpn9h"></ruby>
<strike id="fpn9h"><noframes id="fpn9h"><span id="fpn9h"></span>

n型4H-SiC濕氧二次氧化退火工藝與SiO2/SiC界面研究

Investigation of n-type 4H-SiC wet re-oxidation annealing process and SiO2/SiC interface

  • 摘要: 在傳統氧化工藝的基礎上,結合低溫濕氧二次氧化退火制作4H-SiCMOS電容.通過I-V測試,結合Fowler-Nordheim(F-N)隧道電流模型分析了氧化膜質量;使用Terman法計算了SiO2/SiC界面態密度;通過XPS測試對采取不同工藝的器件界面結構進行了對比.在該工藝下獲得的氧化膜擊穿場強為10MV·cm-1,SiC/SiO2勢壘高度2.46eV,同時SiO2/SiC的界面性能明顯改善,界面態密度達到了1011eV-1·cm-2量級,已經達到了制作器件的可靠性要求.

     

    Abstract: Based on the traditional oxidation process, 4H-SiC MOS capacitors were fabricated by wet re-oxidation annealing (wet-ROA). The oxide film quality was analyzed by I-V characteristics testing and the Flower-Nordheim (F-N) tunneling current model. The SiO2/SiC interface trap density was calculated by the Terman method. The structures of SiO2/SiC interfaces, which were obtained by different processes, were analyzed by XPS. The SiO2/SiC interface fabricated by wet-ROA, with 10 MV·cm-1 in the breakdown field strength of oxide film, 2.46 eV in the barrier height of SiO2/SiC, 1011 eV-1·cm-2 in the interface trap density, can meet the reliability requirement in fabricating devices.

     

/

返回文章
返回
<span id="fpn9h"><noframes id="fpn9h"><span id="fpn9h"></span>
<span id="fpn9h"><noframes id="fpn9h">
<th id="fpn9h"></th>
<strike id="fpn9h"><noframes id="fpn9h"><strike id="fpn9h"></strike>
<th id="fpn9h"><noframes id="fpn9h">
<span id="fpn9h"><video id="fpn9h"></video></span>
<ruby id="fpn9h"></ruby>
<strike id="fpn9h"><noframes id="fpn9h"><span id="fpn9h"></span>
www.77susu.com